Abstract: The measurement of static test parameters for an analog-todigital converter (ADC) requires a large volume of test data, especially for a high-resolution ADC. This paper proposes a reduced-code test method for pipelined ADCs that does not compromise test accuracy. The proposed method calculates fault information at each stage by using sub-histograms. The simulation results based on 12-bit pipelined ADCs show a maximum integral nonlinearity error of 0.590 LSB with only 3.92% of the codes required for the conventional histogram-based method.
Introduction
Analog-to-digital converters (ADCs) are widely used in systems-on-chips (SoCs) as devices that transfer signals between analog and digital domains [1, 2] . In general, ADCs should be tested strictly because they are the largest bottleneck in the data transmission process [3] . The most representative method for measuring the linearity of ADCs is the histogram-based test method [4, 5] , which determines test parameters by applying test samples with a known probability density function (PDF) and by measuring the output PDF. This test method can precisely measure test performance through the large code bin width. However, its disadvantages include a long test time and the necessity of large amounts of test data [6, 7] . To solve these problems, many reduced-code test methods have been proposed. In [8] , a transition-code-based method that measures a few specific transition codes was proposed to reduce test data. Transition codes, which refer to specific codes that include a large nonlinearity in the presence of a gain fault, are measured for the reduction of test samples. However, the previous studies are less accurate because the results are estimated by specific codes.
This paper proposes a reduced-code test method that utilizes fault information of each stage for pipelined ADCs. The proposed method creates sub-histograms and collects samples at each pipeline stage. After the enough samples are collected, static parameters including differential nonlinearity (DNL) and integral nonlinearity (INL) are determined through the results of sub-histograms. The proposed method has the advantage of accomplishing high test accuracy with fewer test data than the existing histogram-based methods.
Faults in pipelined ADC
The general structure of a 1.5-bit/stage pipelined ADC is shown in Fig. 1 . The proposed method is explained for the 1.5-bit/stage structure, although it can be extended to other multiple-bit/stage structures by using the same principle. The pipelined ADC in Fig. 1 includes front-end sample-and-hold (S/H) circuits and N stages arranged in series. Each stage consists of an S/H circuit, sub-ADC, sub-DAC, subtractor, and gain stage. The output (V i ) of the previous stage is passed through the sub-ADC, which generates the pipeline stage outputs. Simultaneously, the residues are determined through the sub-DAC, subtractor, and gain stage, and they are delivered to the next stage. The outputs at each stage are stored in the pipeline latches and passed through the digital error correction (DEC) circuits, after which the final outputs are determined by eliminating errors including a large amount of comparator offsets [8] .
The function of the rest of the design, except for the sub-ADC, is generally implemented by multiplying-DAC (MDAC) circuits [9] . Because MDAC circuits induce gain and offset faults that have a large impact on residues, many previous studies have proposed test methods that target MDAC circuits. In this letter, we target the gain fault and op-amp offset fault in MDAC which directly affect the linearity of pipelined ADCs. The fault effects caused by comparator offsets are not considered, because pipelined ADCs with DEC circuits can tolerate large comparator offset faults, especially in the 1.5-bit/stage pipelined structure [8, 10] .
Proposed method
The proposed method calculates the offset and gain faults included in MDAC circuits at each stage by analyzing the proposed sub-histograms. Fig. 2 shows the structure of the proposed sub-histograms. The sub-histograms are inserted at the end of the pipeline latches. Each sub-histogram consists of several gates and N-bit counters to distinguish the "00," "01," and "10" values of the pipeline latches. When data are inserted into the sub-histograms, the enable signal of the relevant line is generated. This signal activates the counter and updates the results. When the enough test samples are applied, the frequency of each output is stored, then the stage faults can be calculated by the collected data in the sub-histograms. The proportion of "00," "01," and "10" values are different from the ideal values because of the included faults, so we can determine the faults inspecting the difference. 
Calculation of pipeline stage faults
To determine the inserted faults through the proposed sub-histograms, the fault effects on the distributions of stage outputs are calculated. Fig. 3 represents the transfer curve of the 1.5-bit/stage pipeline stage, which includes the op-amp offset and gain faults. The transfer function at the j th stage including the offset fault (offset j ) is determined as (1) . To determine the effects of offset j on the subhistograms, the changes between sections where the output values are 00, 01, and 10 are calculated. The transition points, where the output value changes, are obtained by measuring x when substituting AEV ref =4 for y in (1) and the results are shown in (2) . The values of x 1 , x 3 , and x 5 indicate the values where the output changes from "00" to "01"; the others (x 2 , x 4 and x 6 ) indicate the values where the output changes from "01" to "10."
The length of each section ðl 00 ; l 01 ; l 10 Þ where the values are "00," "01," and "10" meaning the distribution of sub-histogram data can be calculated using (2), the results of which are shown in (3). From (3), the offset j evidently affects the occurrence of "00" and "10." Therefore, offset j is determined by subtracting l 00 from l 10 as shown in (4) .
The graph in Fig. 3(b) represents the transfer curve including gain faults. The transfer function at the j th stage with the gain fault (gain j ) is determined as in (5) . As in the process for calculating the offset fault, we can identify six transition points at which the output changes. They are determined by the expressions in (6) . The length of each section where the values are "00," "01," and "10" representing the results of sub-histogram are calculated mathematically as shown in (7) . A simple method to find gain j is to use l 01 , the results of which are shown in (8) . 
Fig . 4 shows sub-histogram data including offset and gain fatults in stage 1. Test samples are applied for 1,000 periods and the sub-histograms collect 4,096,000 samples for the fault detection. From the results of (8), the gain fault can be calculated by substituting 0.5 for V ref and 0.3731 (1,528,359/4,096,000) for l 01 . The solution is determined to about 0.01018. The gain fault does not affect offset faults because it raises the proportion of "00" and "10" in the same ratio. To determine the offset fault, the proportion of "00" (0:2384 ¼ 976; 625=4; 096; 000) is subtracted from that of "10" (0:3884 ¼ 1; 591; 016=4; 096; 000) and multiplied by 0.375 by (4) . The calculated offset fault is determined to 0.05625.
Applying the stage faults
After the offset and gain faults of each stage are calculated from the sub-histograms, we estimate the transfer curve for the static test parameters including DNL and INL. For the accurate estimation, we apply the offset error, transition error and slope to estimate the accurate transfer curve. The offset error is determined by the stage offsets. The impact of the offset faults on the outputs decreases as the pipeline stage progresses. For example, the offset fault that occurs at the ðj þ 1Þ th stage has half the impact of a fault at the j th stage. The mathematical formula for the offset effects that occur at each stage is shown in (9) .
The gain faults of each stage change the slope of the transfer curve and cause transition errors in certain output positions. Transition errors generated by the changed slope induce large discontinuous jumps in the transfer curve. Fig. 5 shows the transfer curve affected by the gain faults at stage 1 and stage 2. For the eight total transition errors in Fig. 5 , the third and sixth errors (TE 1 ) occur because of faults in stage 1, whereas the others (TE 2 ) occur because of faults in stage 2. Theoretically, the gain faults of stage 1 cause transition errors at the 3/8 and 5/8 points [8] . On the same principle, the gain faults at the j th stage generate transition points at 3=2 jþ2 ; 5=2 jþ2 ; . . . ; 2 jþ2 À 3=2 jþ2 . The amplitude of the transition errors is determined through the pipelined structure according to (10) . The entire slope of the transfer curve is determined by (11). The slope in (11) determines the sign of the transition errors; the transition error is negative if the slope is greater than 1 and positive if the slope is less than 1. In addition, in contrast to the ideal transfer curve, fault effects do not occur at the 1/4, 1/2, or 3/4 points. These fixed points are used as the initial points in determining the transfer curve.
After determining these errors, the transfer curve can be estimated. The process of estimating the transfer curve is as follows. First, a straight line with a slope of (11) is drawn based on a fixed point. If transition errors appear in the process, they are added or subtracted from the results determining their values by (10) . After all outputs are determined through this process, the offset error in (9) is applied. Through the estimated transfer curve, DNL and INL can be determined.
Simulation results
Simulations were performed with C++ and MATLAB for 12-bit pipelined ADCs having a 2-V peak-to-peak operating voltage to demonstrate the effectiveness of the proposed test method. A ramp signal with additive white Gaussian noise (AWGN) was used as the test samples, and the linearity of the ramp signal was assumed to be ideal. AWGN was generated with an average of 0 and standard deviation of 0.001. The op-amp offset and gain faults in the MDAC were inserted as target faults. Offset faults having a maximum value of AE0:3 LSB and gain faults having a maximum value of AE0:2 were randomly included in each stage. Comparator offsets were inserted in each stage with an average of 0 and standard deviation of 0.0625. To demonstrate the accuracy of the proposed stage fault calculation method, we applied the test samples for 5, 10 and 100 periods and collected the data for the subhistograms. In this procedure, the faults at stage 11 and stage 12 were excluded from the estimation because the impacts on the outputs were negligible and hardly influenced the test accuracy. Table I presents the error ratios for the calculated offset and gain faults compared with the ideal ones. In the results for offset faults, errors occurred in approximately 8.0% when the test inputs were inserted for five period, but the errors are decreased to 4.2% with 100 simulation periods. In the case of gain faults, the average error rate was approximately 2.72% when the test inputs were inserted for five periods, and they were reduced to approximately 0.35% with 100 simulation periods.
To demonstrate the accuracy of the proposed method, the results were compared with those obtained by the conventional histogram-based method. Fig. 6 depicts the DNL and INL errors (differences from ideal values) of the proposed method and the conventional histogram-based method. The average DNL error was 0.025 LSB for the proposed method, which is less than that obtained with the conventional histogram method. Moreover, the peak INL error was 1.446 LSB for the conventional histogram-based method and 0.590 LSB for the proposed method.
In ADC testing, it is important to achieve test accuracy with fewer test samples. To examine the reduction in the number of test samples, the proposed method was compared with previous methods. Fig. 7 shows the number of test samples required by the conventional histogram method, the previous method [8] , and the proposed method. In the conventional histogram, the required test samples increased exponentially with the resolution of ADCs. In [8] , a method was proposed to reduce the number of test samples through the transition-code-based test technique, and the 
Conclusion
A reduced-code test method for a pipelined ADC was proposed to reduce the required number of test samples without a loss of accuracy. The proposed method creates sub-histograms by using the data from pipeline latches and determines the faults of each pipeline stage. A mathematical approach is then used to produce a transfer curve by using the results of the sub-histogram. The proposed method requires fewer data samples compared with the previous histogram based-test method. Simulation results based on a 12-bit pipelined ADC showed improved test accuracy and a reduction in the number of test samples required compared with previous test methods.
